

UTILITY PATENT APPLICATION TRANSMITTAL

August 3, 2000

Attorney Docket No.:	CM03054J	Total Pages:	2
First-Named Inventor or Application Identifier	FREDERICK L. MARTIN		
Title:	DIGITAL-TO-PHASE-CONVERTER		
Express Mail Label No.:			

(Only for new nonprovisional applications under 37 CFR 1.53(b))

APPLICATION ELEMENTS (see MPEP chapter 600 concerning utility patent application contents)	ADDRESS TO:	Assistant Commissioner for Patents Box Patent Application Washington, D.C. 20231
---	--------------------	--


1.	<input checked="" type="checkbox"/> Fee Transmittal Form <i>in duplicate</i>		
2.	<input checked="" type="checkbox"/> Specification	Total Pages	12
3.	<input checked="" type="checkbox"/> Drawings	Total Sheets:	4
4.	<input checked="" type="checkbox"/> Oath or Declaration with Power of Attorney	Total Pages	3
	a. <input checked="" type="checkbox"/> Newly Executed (original or copy)		
	b. <input type="checkbox"/> Copy from prior application (37 CFR §1.63(d)) (for continuation/divisional with Box 17 completed)		
	i. <input type="checkbox"/> <u>Deletion of Inventor(s):</u> Signed statement attached deleting inventor(s) named in the prior application (see 37 CFR §1.63(d)(2) and 1.33(b))		
5.	<input type="checkbox"/> Incorporation by Reference (<i>useable if Box 4b is checked</i>) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.		
6.	<input type="checkbox"/> Microfiche Computer Program (Appendix)		
7.	<input type="checkbox"/> Nucleotide and/or Amino Acid Sequence Submission		

ACCOMPANYING APPLICATION PARTS

8.	<input checked="" type="checkbox"/> Assignment Papers (<i>cover sheet and document(s)</i>)	
9.	<input type="checkbox"/> 37 CFR §3.73(b) Statement (when there is an assignee)	<input type="checkbox"/> Power of Attorney
10.	<input type="checkbox"/> English Translation Document (<i>if applicable</i>)	
11.	<input checked="" type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449	<input checked="" type="checkbox"/> Copies of IDS Citations
12.	<input type="checkbox"/> Preliminary Amendment	
13.	<input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) (<i>should be specially itemized</i>)	
14.	<input type="checkbox"/> Small Entity Statements	

15.	<input type="checkbox"/>	Certified Copy of Priority Document(s)
16.	<input type="checkbox"/>	Other:
17.	IF A CONTINUING APPLICATION <i>check appropriate box and supply the requisite information below and in a preliminary amendment:</i>	
	<input type="checkbox"/>	Continuation
	<input type="checkbox"/>	Divisional
	<input type="checkbox"/>	Continuation-in- Part (CIP)
		Prior Appl. No. _____
Prior Appl. information:		Examiner: _____
		Group/Art Unit: _____

CORRESPONDENCE ADDRESS					
CUSTOMER NO.	24273				
ATTORNEY	Daniel K. Nichols Attorney for Applicant(s)				
Reg. No.	29,420				
ADDRESS	Motorola, Inc. Intellectual Property Section Law Department 8000 West Sunrise Boulevard				
CITY	Ft. Lauderdale	STATE	FL	ZIP CODE	33322
COUNTRY	U.S.A.	TELEPHONE	(954) 723-6449	FAX	(954) 723-3871

SUBMITTED BY			
NAME	Daniel K. Nichols	Reg. No.	29,420
SIGNATURE			
DATE	August 3, 2000	Deposit Account User ID	13-4774-1740

PATENT

FEE TRANSMITTAL

Application Number	
Filing Date	
First-Named Inventor	FREDERICK L. MARTIN
Examiner Name	
Group/Art Unit	
Title:	DIGITAL-TO-PHASE-CONVERTER
Attorney Docket No.	CM03054J
TOTAL AMOUNT OF PAYMENT	
	\$730.00

METHOD OF PAYMENT


(check one)

FEE CALCULATION

(continued)

1. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:		2. EXTRA CLAIM FEES																					
Deposit Account No.	Deposit Account Name	<table border="1"> <thead> <tr> <th>Claims</th> <th></th> <th>Extra Claims</th> <th>Fee from Below</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr> <td>Total</td> <td>-20**</td> <td></td> <td>x</td> <td></td> </tr> <tr> <td>Ind.</td> <td>-3</td> <td></td> <td>x</td> <td></td> </tr> <tr> <td colspan="5">Multiple Dependent</td> </tr> </tbody> </table>		Claims		Extra Claims	Fee from Below	Fee Paid	Total	-20**		x		Ind.	-3		x		Multiple Dependent				
Claims		Extra Claims	Fee from Below	Fee Paid																			
Total	-20**		x																				
Ind.	-3		x																				
Multiple Dependent																							
13-4774	Motorola, Inc.	**or number previously paid, if greater; For Reissues, see below																					
<input checked="" type="checkbox"/> Charge any additional Fee Required under 37 CFR § 1.16 and 1.17 <input type="checkbox"/> Charge the Issue Fee set in 37 CFR § 1.18 at the of the Mailing of the Notice of Allowance		<table border="1"> <thead> <tr> <th>Fee Code</th> <th>Fee (\$)</th> <th>Fee Description</th> </tr> </thead> <tbody> <tr> <td>103</td> <td>18</td> <td>Claims in excess of 20</td> </tr> <tr> <td>102</td> <td>78</td> <td>Ind. claims in excess of 3</td> </tr> <tr> <td>104</td> <td>260</td> <td>Multiple dependent claim, if not paid</td> </tr> <tr> <td>109</td> <td>78</td> <td>**Reissue independent claim over original patent</td> </tr> <tr> <td>110</td> <td>18</td> <td>**Reissue claims in excess of 20 and over original patent</td> </tr> </tbody> </table>		Fee Code	Fee (\$)	Fee Description	103	18	Claims in excess of 20	102	78	Ind. claims in excess of 3	104	260	Multiple dependent claim, if not paid	109	78	**Reissue independent claim over original patent	110	18	**Reissue claims in excess of 20 and over original patent		
Fee Code	Fee (\$)	Fee Description																					
103	18	Claims in excess of 20																					
102	78	Ind. claims in excess of 3																					
104	260	Multiple dependent claim, if not paid																					
109	78	**Reissue independent claim over original patent																					
110	18	**Reissue claims in excess of 20 and over original patent																					
FEE CALCULATION		Large Entity																					
1. BASIC FILING FEE		SUBTOTAL (2)																					
Large Entity																							
Code	Fee (\$)	Fee Description	Fee Paid																				
101	690	Utility filing fee	\$690																				
106	310	Design filing fee																					
107	480	Plant filing fee																					
108	690	Reissue filing fee																					
114	150	Provisional filing fee																					
Subtotal (1)		\$690																					
		FEE CALCULATION																					
		(continued - next page)																					

Additional Fees (continued)		Large Entity	
Fee Code	Fee (\$)	Fee Description	Fee Paid
105	130	Surcharge - late filing fee or oath	
127	50	Surcharge - late provisional filing fee or cover sheet	
139	130	Non-English specification	
147	2520	For filing a request for reexamination	
112	920*	Requesting publication of SIR prior to Examiner action	
113	1840*	Requesting publication of SIR after Examiner action	
115	110	Extension for reply within first month	
116	380	Extension for reply within second month	
117	870	Extension for reply within third month	
118	1360	Extension for reply within fourth month	
128	1850	Extension for reply within fifth month	
119	300	Notice of Appeal	
120	300	Filing a brief in support of an appeal	
121	260	Request for oral hearing	
138	1510	Petition to institute a public use proceeding	
140	110	Petition to revive - unavoidable	
141	1320	Petition to revive - unintentional	
142	1210	Utility issue fee (or reissue)	
143	430	Design issue fee	
144	580	Plant issue fee	
122	130	Petitions to Commissioner	
123	50	Petitions related to provisional applications	
126	240	Submission of IDS	
581	40	Recording each patent assignment per property (times number of properties)	\$40.00
146	690	Filing a submission after final rejection (37 CFR § 1.129(a))	
149	690	For each additional invention to be examined (37 CFR § 1.129(b))	
Other fee (specify)			
Other fee (specify)			
*Reduced by Basic Filing Fee			
Subtotal (3)			\$40.00

SUBMITTED BY			
NAME	Daniel K. Nichols	Reg. No.	29,420
CUSTOMER NO.	24273		
SIGNATURE			
DATE	August 3, 2000	Deposit Account User ID	13-4774-1740

DIGITAL-TO-PHASE-CONVERTER

TECHNICAL FIELD

5 This invention relates in general to electrical circuits, and more specifically to a digital-to-phase converter.

BACKGROUND

Current state of the art implementations of high-speed digital-to-phase
10 converters for use in a frequency synthesis application provide approximately 40
megahertz (MHz) speed of operation and -40 dBc spurs (approximately 6-bit
resolution) resolution. This is insufficient for most communication applications,
where 1-gigahertz (GHz) operation and resolutions in the order of -80 dBc spurs
are typical design benchmarks. A need thus exists in the art for a digital-to-
15 phase converter that provides for improved resolution and speed.

BRIEF DESCRIPTION OF THE DRAWINGS

The features of the present invention, which are believed to be novel, are
set forth with particularity in the appended claims. The invention, together with
20 further objects and advantages thereof, may best be understood by reference to
the following description, taken in conjunction with the accompanying drawings,
in the several figures of which like reference numerals identify like elements, and
in which:

FIG. 1 shows a block diagram of a digital-to-phase converter in accordance with the invention.

FIG. 2 shows a timing diagram showing the requirements for a synchronization circuit in accordance with the invention.

5 FIG. 3 shows timing diagram showing the time aperture divided into regions in accordance with the invention.

FIG. 4 shows a synchronization block for use with the digital-to-phase converter of FIG. 1.

10 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

While the specification concludes with claims defining the features of the invention that are regarded as novel, it is believed that the invention will be better understood from a consideration of the following description in conjunction with the drawing figures, in which like reference numerals are carried forward.

15 Referring now to FIG. 1, there is shown a digital-to-phase converter (DPC) 100 in accordance with the invention. DPC 100 includes a tuned delay line 106 preferably using a delay-locked loop (DLL) with (N) equally spaced delay taps, a conventional multiplexor or selector circuit 108 and a synchronization circuit 110. Inputs to the DPC 100, in addition to supply and ground, are an n-bit ($n \geq \log_2 N$)
20 binary word (IN) 104, a binary reference clock (REF) 102 and a binary trigger signal (TRIG) 112. The circuit output is a single binary output signal (OUT) 114.

In operation, the DLL 106 is locked to the reference clock input "Sref₀(t)" such that "N" identical, but time shifted, versions of the reference clock are produced on the plurality of outputs of delay line 106. Each output or tap on the delay line is shifted by Tref/N, where Tref is the period of the reference clock.

5 The "ith" tap on the delay line 106 can be described as:

$$\text{Sref}_i(t) = \text{Sref}_0\left(t - \frac{iT_{\text{ref}}}{N}\right).$$

The multiplexor 108 contains N inputs, one corresponding to each tap on the delay line. The synchronization circuit 110 gates the output 116 of the multiplexor 108 such that a pulse appears at the synchronization circuit's output
10 port OUT 114 only when it is gated by a signal at input TRIG 112. The synchronization circuit 110 in accordance with the invention operates by creating a time aperture at the multiplexor output.

The timing diagram of FIG. 2 illustrates a time aperture in a first embodiment and also demonstrates two difficulties encountered with the DPC
15 100 in this first embodiment. The first problem with the time aperture is that, of necessity, the aperture has minimum time width Wref + Tref, where Wref is the width of the reference pulse. Note that Wref can be less than ½ of Tref in the embodiments of the present invention described herein. Because this time is longer than the period of the reference signal Tref, the pulse rate of the TRIG
20 signal 112 is limited to less than the reference frequency of REF signal 102.

The second problem is that the time aperture is sufficiently wide that it can pass more than one pulse on a given signal, leading to an incorrect number of pulses in the converter output. A solution to this problem is used in a preferred embodiment to divide the time aperture into regions based on the value of the input signal. An example of this embodiment is shown in FIG. 3. In FIG. 3, two aperture regions are defined. For small IN ($IN \leq N/2$) the aperture begins on the first rising edge of the REF signal 102 after the first rising edge of the TRIG signal 112 and remains active for $3/2 T_{ref}$. For large IN ($IN > N/2$) the aperture begins on the first falling edge after the first rising edge of the REF signal 102 after a trigger signal and remains active for $3/2$ cycle. For a mid-range signal ($N =$ approximately $N/2$), only one pulse occurs during an aperture opening.

The present invention shown in FIG. 1 can be realized using existing circuit techniques. The tuned delay line 106 can preferably be designed using a DLL although other tuning approaches known in the art can be used. The multiplexor 108 is of a conventional design as is known in the art. The aperture can be realized with the sequential circuit 400 shown in FIG. 4 in accordance with the preferred embodiment of the present invention, which is shown as trigger (or synchronization) circuit 110 in FIG. 1. The INDEX (msb) signal 402 is the most significant bit of the DPC input (IN) 104. Note that the INDEX input 402 to the

synchronization circuit 110 is not shown in FIG. 1 in order to simplify the presentation. By narrowing the aperture window and gating its start time with information from the IN port 104 the tendency of the trigger circuit to pass multiple pulses through a single aperture window is solved. The points "A", "B", "C" and "E" on the top circuit of the sequential circuit 400 are connected to the their corresponding points on the lower circuit.

Although the preferred embodiment of DPC 100 has been described above, different variations of the invention can be done. For example, the delay line 106 can be implemented with an inverter chain where each inverter output represents a delay-line tap. In this third embodiment, the circuit is driven by a 50% duty cycle waveform and the multiplexor to delay line interface is ordered such that inverted versions of the input clock represent the input clock shifted by 180 degrees plus the time delay of the chain. This doubles the resolution of the circuit compared to a circuit with only non-inverted outputs used as taps.

Another embodiment of the present invention takes advantage of the periodic nature of the REF signal 102 and forms a delay line with multiple cycles of time delay. These multiple cycles of time delay can be used to increase resolution of the system. The delay-line to multiplexor interface in this

embodiment is ordered to take advantage of full-cycle delays. The number of taps and the number of cycles cannot have common factors. Taps must be ordered so fractional portion of delay increases monotonically as the tap position number increases. As an example of this approach, tap ordering for the case of 17 delay gates, and 4 clock cycles of delay is demonstrated in Table 1 below.

TABLE 1

	Gate	Delay (as fraction of Tref)	Fractional portion of Delay (as fraction of Tref)	Tap position
10	1	4/17	4/17	4
	2	8/17	8/17	8
15	3	12/17	12/17	12
	4	16/17	16/17	16
	5	20/17	3/17	3
	6	24/17	7/17	7
	7	28/17	11/17	11
20	8	32/17	15/17	15
	9	36/17	2/17	2
	10	40/17	6/17	6
	11	44/17	10/17	10
	12	48/17	14/17	14
25	13	52/17	1/17	1
	14	56/17	5/17	5
	15	60/17	9/17	9
	16	64/17	13/17	13
30	17	68/17	0/17	0

While several embodiments of the invention have been illustrated and described, it will be clear that the invention is not so limited. Numerous modifications, changes, variations, substitutions and equivalents will occur to those skilled in the art without departing from the spirit and scope of the present

invention as defined by the appended claims. The present invention can be used in for example; Voltage-controlled-oscillator-less (VCO-less) frequency synthesizers and modulators for use in communication devices, instrumentation, etc.

5 What is claimed is:

1. A voltage-controlled oscillator-less (VCO-less) frequency synthesizer, comprising:
a. a voltage-controlled oscillator (VCO) having a frequency of oscillation that is controlled by a control voltage;
b. a phase-locked loop (PLL) having a frequency divider and a phase detector;
c. a reference frequency source providing a reference frequency to the PLL;
d. a feedback path connecting the output of the VCO to the phase detector;
e. a control circuit for generating the control voltage based on the output of the phase detector and the reference frequency;
f. a modulator for modulating the output of the VCO with a modulating signal;
g. a mixer for mixing the output of the modulator with the reference frequency;
h. a low-pass filter for filtering the output of the mixer to produce a synthesized frequency signal.

CLAIMS

1. A digital-to-phase converter, comprising:

a delay line having a plurality of delay taps;

5 a multiplexor coupled to the delay line, the multiplexor having a plurality (N) of input ports for receiving the plurality of delay taps and an output port for providing an output signal; and

a synchronization circuit having a first input port for receiving the output signal from the multiplexor and a second input port for receiving a trigger signal,
10 the synchronization circuit further having an output port for providing an output signal only when the synchronization circuit is gated by the trigger signal (TRIG).

2. A digital-to-phase converter as defined in claim 1, further comprising a reference clock signal having a time period and coupled to the
15 delay line and the synchronization circuit, and wherein the delay line is tuned to a delay equal to the time period of the reference clock signal.

3. A digital-to-phase converter as defined in claim 1, wherein the plurality of delay taps on the delay line are equally spaced.

20

4. A digital-to-phase converter as defined in claim 1, wherein the delay line comprises an inverter chain where each inverter output represents a delay-line tap.

5. A digital-to-phase converter as defined in claim 4, further comprising a reference clock signal and the inverted version of the input clock signal represents the input clock shifted by 180 degrees plus the time delay of the delay line.

6. A digital-to-phase converter as defined in claim 1 wherein the delay line is slaved to a delay-line-loop (DLL).

7. A digital-to-phase converter as defined in claim 1, further comprising:
a reference clock providing a reference signal (REF) to the delay line and the synchronization circuit, and
the multiplexor includes an input port for receiving an n-bit binary word (IN).

8. A digital-to-phase converter as defined in claim 7, wherein the reference signal (REF) is a pulse train having rising and falling edges and the synchronization circuit forms multiple apertures that depend on the value of (IN).

9. A digital-to-phase converter as defined in claim 7, wherein the reference signal (REF) is a pulse train having rising and falling edges and the synchronization circuit forms an aperture region when $IN \leq N/2$ that begins on the first rising edge of the reference signal (REF) after the first rising edge of the trigger signal (TRIG) signal and remains active for a predetermined period thereafter.

10. A digital-to-phase converter as defined in claim 9, wherein the predetermined period that the aperture region formed by the synchronization circuit remains active is approximately $3/2$ the period (T_{ref}) of the reference signal (REF).

11. A digital-to-phase converter as defined in claim 9, wherein the synchronization circuit forms an aperture region when $IN > N/2$ that begins on the first falling edge after the first rising edge of the reference signal (REF) after a trigger signal (TRIG) has occurred and the aperture region remains active for a predetermined period of time.

12. A digital-to-phase converter as defined in claim 11, wherein the predetermined period of time that the aperture remains active is for approximately $3/2$ the period (T_{ref}) of the reference signal.

13. A digital-to-phase converter, comprising:

a tuned delay line having a plurality of delay taps;

a multiplexor coupled to the delay line, the multiplexor having a plurality

5 (N) of input ports for interconnecting with the plurality of delay taps on the tuned delay line and an output port for providing an output signal;

a synchronization circuit;

a reference clock providing a reference signal (REF) to the tuned delay line and the synchronization circuit; and

10 the delay line is tuned to a delay equal to the time period of the reference signal.

14. A digital-to-phase converter as defined in claim 13, wherein the delay line is adjusted using a delay-locked-loop (DLL).

15

15. A digital-to-phase converter as defined in claim 13, further comprising an output port coupled to the synchronization circuit and wherein the synchronization circuit provides a time aperture that allows the multiplexor's output signal to be presented at the output port of the synchronization circuit.


20

16. A digital-to-phase converter as defined in claim 13, wherein the delay taps are ordered so the fractional portion of the delay increases monotonically as the tap position number increases.

DIGITAL-TO-PHASE-CONVERTER

ABSTRACT OF THE DISCLOSURE

A digital-to-phase or digital-to-time-shift converter (100) includes a delay
5 line (106), a multiplexor (108) and synchronization circuit (110). In the converter
(100) the clock edges of a reference signal are shifted in response to the value of
a multi-bit digital word, IN (104). The synchronization circuit (110) gates the
output of the multiplexor (108) such that a pulse appears at the synchronization
circuit's (110) output port (114) only when the circuit is gated by a signal at input
10 TRIG (112). The synchronization circuit (110) creates a time aperture for the
multiplexor output.



100

FIG. 1

┐




FIG. 2

┐

┐




FIG. 3

┐




FIG. 4

PATENT APPLICATION DECLARATION
COMBINED WITH POWER OF ATTORNEY

Attorney's Docket No.: CM03054J



Regular (Utility)



Design Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

DIGITAL-TO-PHASE-CONVERTER

the specification of which:



is attached hereto



was filed on: _____

as U.S. Serial No.: _____

and was amended on _____

(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign/PCT Application(s):



no such application(s) filed



such application(s) identified as follows:

Application Number	Country	Date of Filing (day, month, year)	Priority Claimed Under 37 U.S.C. 119
			<input type="checkbox"/> Yes <input type="checkbox"/> No
			<input type="checkbox"/> Yes <input type="checkbox"/> No

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:

Provisional Application Serial No.: _____

Provisional Application Filing Date: _____

I hereby claim the priority benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which is material to the patentability of this application and which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Prior U.S. Application(s):

☒

no such application(s) filed

☐

such application(s) identified as follows:

Application No.	Filing Date (day, month, year)	Status (Patented, Pending, Abandoned)

I hereby declare that: as to any claimed subject matter of this application which is common to my earlier United States or foreign application(s), if any, which I have identified above and claimed the benefit of priority thereof, I do not believe that the same was ever known or used in the United States before my invention thereof or patented or described in any printed publication in any country before my invention thereof or more than one year prior to the first of said earlier application(s), or in public use or on sale in the United States more than one year prior to the first of said earlier application(s), and that the said common subject matter has not been patented or made the subject of an inventor's certificate before the date of the first of said earlier U.S. application(s) in any country foreign to the United States on an application, filed by me or my legal representatives or assigns more than twelve months (six months if the present application is a Design patent application) prior to the first of said earlier U.S. application(s), if any; and that, as to any claimed subject matter of this application which is not common to said earlier application(s), if any, I do not know and do not believe that the same was ever known or used in the United States before my invention thereof or patented or described in any printed publication in any country before my invention thereof or more than one year prior to the date of this application, or in public use or on sale in the United States more than one year prior to the date of this application, and that said subject matter has not been patented or made the subject of an inventor's certificate in any country foreign to the United States on an application filed by me or my legal representatives or assigns more than twelve months (six months if the present application is a Design patent application) prior to the date of this application.

I HEREBY APPOINT THE ATTORNEY(S) OR AGENT(S)
ASSOCIATED WITH:

CUSTOMER NUMBER 24273

TO PROSECUTE THIS APPLICATION AND TRANSACT ALL
BUSINESS IN THE PATENT AND TRADEMARK OFFICE
CONNECTED THEREWITH.

Address all telephone calls to:


James A. Lamb

Telephone: (954) 723-6449

Facsimile: (954) 723-3871

Address all correspondence to: Customer Number 24273

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of first-named or sole inventor <u>FREDERICK L. MARTIN</u>		
Inventor's signature	<u></u>	Date <u>8/1/00</u>
Residence	<u>Plantation</u>	<u>Florida</u>
	City	State or Foreign Country
Citizenship	<u>United States of America</u>	
	Country	
Post Office Address	<u>6151 S.W. 8th Court</u>	
	Street Address	
	<u>Plantation</u>	<u>Florida</u>
	<u>City</u>	<u>33317</u>
	State or Country	Zip Code